

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/708,371	02/26/2004	YI-JEN CHAN	11955-US-PA	2370	
31561	7590 04/20/2006		EXAMINER		
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE 7 FLOOR-1, NO. 100			NGUYEN, LINH V		
	ROAD, SECTION 2		11955-US-PA 237 EXAMINER NGUYEN, LINH V	PAPER NUMBER	
TAIPEI, 10	-		2819		
TAIWAN			DATE MAILED: 04/20/2006	06	

Please find below and/or attached an Office communication concerning this application or proceeding.

			A	
		Application No.	Applicant(s)	•
Office Action Summary		10/708,371	CHAN ET AL.	
		Examiner	Art Unit	
		Linh V. Nguyen	2819	
The MAIL Period for Reply	ING DATE of this communication ap	pears on the cover sheet with the	correspondence address	
	CTATUTODY DEDICO COD DEDI	VIC CET TO EVOIDE A MONTH	VC) OD TUUDTY (20) DAY(
WHICHEVER IS - Extensions of time mafter SIX (6) MONTH - If NO period for reply - Failure to reply within Any reply received by	STATUTORY PERIOD FOR REPL LONGER, FROM THE MAILING D ay be available under the provisions of 37 CFR 1. Is from the mailing date of this communication. is specified above, the maximum statutory period the set or extended period for reply will, by statute the Office later than three months after the mailing djustment. See 37 CFR 1.704(b).	PATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be the will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDON	N. imely filed in the mailing date of this communication (35 U.S.C. § 133).	
Status	•			
1\⊠ Pespensiv	e to communication(s) filed on <u>14 F</u>	Sobruary 2006		
	•	s action is non-final.		
<u>'</u>	application is in condition for allowa	•	resecution as to the merits	ie
	ccordance with the practice under	·		13
		Exparto Quayro, 1000 O.B. 11, 4	.00 0.0. 210.	
Disposition of Clain	ns		•	
4)⊠ Claim(s) <u>1</u> -	-15 is/are pending in the application	1.		
	above claim(s) is/are withdra	wn from consideration.		
5) Claim(s) _	is/are allowed.			
6)⊠ Claim(s) <u>1-</u>	<u>-15</u> is/are rejected.			
7)□ Claim(s) _	is/are objected to.			
8) Claim(s) _	are subject to restriction and/o	or election requirement.		
Application Papers	•			
9) The specific	cation is objected to by the Examine	or Or		
	g(s) filed on <u>26 February 2004</u> is/ar		ed to by the Examiner	
	ay not request that any objection to the	•	•	
	nt drawing sheet(s) including the correct		• •	(d)
	declaration is objected to by the E			(α).
Priority under 35 U.	S.C. 8 119			
<u> </u>			·) (d) (f)	
	gment is made of a claim for foreigr] Some * c)□ None of:	i priority under 35 U.S.C. § 119(a	a)-(a) or (t).	
-	•—	la baya baan ransiyad		
	ified copies of the priority document			
	fied copies of the priority document	• •		
	es of the certified copies of the prior	•	ed in this National Stage	
	ication from the International Burea	, , , ,		
" See the attac	ched detailed Office action for a list	or the certified copies not receive	ed.	
Attachment/s\				
Attachment(s) I) Notice of Reference	as Cited (PTO-802)	4) Interview Summary	//DTO 412\	
	son's Patent Drawing Review (PTO-948)	4) [_] Interview Summary Paper No(s)/Mail D	•	•
· 	ure Statement(s) (PTO-1449 or PTO/SB/08)	-	Patent Application (PTO-152)	

Art Unit: 2819

DETAILED ACTION

1. This office action is in response to communication filed on 2/14/06. Claims 1 – 15 are pending on this office action.

Specification

2. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Response to Arguments

3. English translation of foreign priority filed 10/16/03 has been considered, but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1- 15 are rejected under 35 U.S.C. 102(b) as being anticipated by Ishikawa et al. U.S. patent No. 5,982,236.

Regarding claim 1, Fig. 5 of Ishikawa et al. discloses a power amplifier (Tr2) with an active bias circuit (4), comprising: a power amplifier transistor (Tr2)) with a gate (gate of Tr2) connected to a gate bias voltage (B); and an active bias circuit (4) connected to an input power terminal (A) and the gate of the power amplifier transistor

Application/Control Number: 10/708,371

Art Unit: 2819

(Gate of Tr2) for receiving an input power (output of 3) from the input power terminal (A) and outputting the gate bias voltage (B), to the gate wherein the gate bias voltage (gate of Tr2) is increased corresponding to an increase of the input power (Col. 12 lines 25-30).

Regarding claim 4, wherein the power amplifier transistor (Tr2) and the active bias circuit (4) is manufactured by a system on chip process (Fig. 1).

Regarding claim 5, wherein the active bias circuit (4) comprises a diode (D11)) and a resistor (R11, R12).

Regarding claim 6, wherein an equivalent resistance of the diode in the active bias circuit varies in correspondence with the input power (this is an inherent characteristic of diode transistor D11, because the output of D11 varies according to RF input power (A) therefore the equivalent resistance of D11 must be varies according to power input A).

Regarding claim 7, Fig. 1 of Ishikawa et al.. discloses an integrated circuit for a power amplifier with an active bias circuit (Tr2)), comprising: a power output device (RF out); a power amplifier transistor (Tr2) with a gate (Gate of Tr2) connected to a gate bias voltage (B); an active bias circuit (4) connected to the power output device (RF out) and the gate of the power amplifier transistor (gate of Tr2) for receiving an input power (A) from the power output device (RF out) and providing a gate bias voltage (B) to the gate (gate of Tr2), wherein the gate bias voltage (4) is increased corresponding to an increase of the input power (Col. 12 lines 22 – 28); and a power input device (3)

Application/Control Number: 10/708,371

Art Unit: 2819

connected to an output terminal of the power amplifier transistor (Tr2) for receiving an amplified output power from the power amplifier transistor (Tr2).

Regarding claim 10, wherein the power amplifier transistor and the active bias circuit is manufactured by a system on chip process (Fig. 1).

Regarding claim 11, wherein the active bias circuit (4), comprises a diode (D11) and a resistor (R11, R12).

Regarding claim 12, wherein the equivalent resistance of the diode in the active bias circuit varies in correspondence with the input power (this is an inherent characteristic of diode transistor D11, because the output of D11 varies according to RF input power (A) therefore the equivalent resistance of D11 must be varies according to power input A).

Regarding claim 13, Fig. 1 Ishikawa et al. discloses method for generating a gate bias voltage (B) of a power amplifier transistor (Tr2) corresponding to an input power (A), comprising: providing an input power (A); and outputting a gate bias voltage (B) corresponding to the input power (A), wherein the gate bias voltage is increased corresponding to an increase of the input power (Col. 12 lines 22 – 28).

Regarding claims 2-3, 8-9 and 14 – 15, wherein a curve of an increase of the gate bias voltage versus the input power is a linear or non-linear curve. However Ishikawa et al. as applied to claims 1, 7 and 13 above disclosed the voltage bias for power amplifier transistor Tr2 is increase or decreasing according to increase or decrease of the Power input terminal A; therefore the curve of increase of the gate bias voltage of Ishikawa et al. must be either in the form of linear or non-linear curve. Further

Application/Control Number: 10/708,371 Page 5

Art Unit: 2819

more Fig. 13(b) discloses a linear and non-linear curve of Pout at the power input terminal A; hence, voltage bias increase or decrease according to increase or decrease of linear or non-linear of Pout; thereby, voltage bias (B) of power amplifier Tr2 must be increase or decrease linear or non-linear accordingly to increase or decrease of linear or non-linear of Pout at input power terminal A.

1

Prior Art

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Contact Information

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh Van Nguyen whose telephone number is (571) 272-1810. The examiner can normally be reached from 8:30 – 5:00 Monday-Friday. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Rexford Barnie can be reached at (571) 272-7492. The fax phone numbers for the organization where this application or proceeding is assigned are (571-273-8300) for regular communications and (571-273-8300) for After Final communications.

LINH NGUYEN
PRIMARY EXAMINER

Luller Juger

4/15/06

Linh Van Nguyen

Art Unit 2819